Skip to main content

AMD Inc hiring for Product Development Engineer


Company Name: AMD Inc

Job Description: Product Development Engineer

Education : Bachelor / Master’s Degree in Electronics or equivalent

Job Location: Bangalore

Experience: 8-17 Years

Job Reference Code: 0001

Key Skills: DFT, MBIST, TetraMax, FastScan, DFT compiler, BIST, LBIST, RTL, verilog, VHDL,Scan, boundary Scan, JTAG

Function: IT

Role: Team Leader/ Technical Leader

The candidate should have knowledge of SOC/IP level verification methodologies and object oriented programming. Understanding and knowledge of Design For Test (DFT) methodologies and DFT verification experience is preferred.
The successful candidate will be responsible for:
Leading a team of engineers tasked with Functional Verification and Debug of DFT features (e.g., Memory BIST with repair, Logic BIST, Boundary Scan) in an x86 processor SoC design that consists of multiple IP blocks delivered from many diverse teams.
SoC level testplan development
Executing verification plan using System Verilog/Verilog/C++ using both direct and Constrained Randomized verification methodology. Porting or creating portions of the SOC level DFT Functional verification environment. Stimulus writing (using System Verilog/C++),debug and regression cleanup.
Creating & analyzing functional coverage metrics to ensure completeness.

PREFERRED EXPERIENCE:
Experience in SOC verification
Good knowledge of Verilog and experience in Verilog simulator and waveform debugging tools, proficiency in debugging both RTL and gate level simulations. Experience with Verilog design and simulation is a must.
Candidate preferably should have knowledge in DFT techniques such as JTAG/IEEE standards, MBIST and repair, LBIST, Boundary Scan etc
Experienced with testbench creation and functional coverage with HVL's such as System Verilog/Vera
Experience with C++ is a plus
Good working knowledge of UNIX/Linux and scripting languages (e.g., cshell, Perl)
Team player with strong communication skills

- Very good breadth in the areas of custom array flows, physical design basics, DFT/BIST basics etc.
- Experience with backend tools: ESPCV, PT, Apache, solid Perl/TCL scripting skills, HSPICE

Comments

Popular posts from this blog

Ready to Make an Impact? Join Accenture's Team as a Quality Engineer (Tester)

  Entity Name: Accenture India Private Limited Role in the Project: Quality Engineer (Tester) Work Location: Bengaluru – Full time Project Position Overview: Facilitates the development of comprehensive solutions through collaborative team efforts and seamless integration of diverse disciplines, aimed at expediting project delivery and ensuring high standards across the application lifecycle. Implements rigorous testing protocols encompassing security, API functionality, and regression testing. Designs and executes automation strategies, develops automated scripts, and assists in configuring data and environments. Engages in code evaluations, monitors performance, and identifies defects to foster continuous enhancement of the end-to-end testing process. Required Skills: Proficiency in Salesforce Testing Preferred Skills: Familiarity with Salesforce Lightning Web Components, and Salesforce Development Minimum Experience: At least 3 years of relevant experience Educational

Aricent Technologies holdings is hiring for Senior Engineer

Aricent Technologies holdings is hiring for Senior Engineer Entity Name: Aricent Technologies Holdings Private Limited Job description: Senior Engineer Job Reference: 41476 Work Experience:  4 – 5 Years Salary: Not Disclosed Educational Qualification: BE, BTech or ME, MS, MTech Work location: Bengaluru Desired profile To work independently on Analog layout design of block level and chip level from schematics. Hands on experience in Analog Layout design of various designs – SerDes, LVDS, DDR Phy, PLL, Linear and Switching regulators and analog building blocks – amplifiers, comparator, oscillator, voltage and current reference circuits etc. Good understanding of deep sub-micron and DFM issues and layout techniques Should have work experience in CMOS process technologies – 22nm, 28nm, 45nm, 65nm etc. Thorough working knowledge of layout design and physical verification tools – Cadence Virtuoso layout suite, Mentor Calibre, Synopsys Her

Sankalp Semiconductor is hiring for AMS Verification Engineer

Entity Name: Sankalp Semiconductor Private Limited Job Name: AMS Verification Engineer Number of openings: 3 candidates Work Experience: 3 to 8 years Work Location: Bangalore, Kolkata, Hubli, Ahmedabad Educational Qualification: BE or B. Tech Job Description. Sankalp Semiconductor offers an integrated portfolio of services and solutions to its customers in key semiconductor domains including analog & mixed signal, digital, high-speed physical interface IP, Embedded Memory Compiler, IOs and EDA modelling. Sankalp Semiconductor is a preferred semiconductor design service partners to multiple Fortune 500 companies in the Automotive, Consumer, Networking, Wireless, IoT, Medical electronics and Foundry space. The company enables its customers to achieve their time-to-market window by delivering first pass silicon designs and engage with product engineering teams across the globe to design System on- Chip. Sankalp Semiconductor is based in Sunnyvale, Californi