Skip to main content

Intel Corporation hiring APD SOC Integration Engineer


Company Name: Intel Corporation

Job Description:  APD SOC Integration Engineer

Job Number: 702668

Description

Job Description: Creates bottoms-up elements of chip design including but not limited to FET, cell, and block-level custom layouts, FUB-level floor plans, abstract view generation, RC extraction and schematic-to-layout verification and debug using phases of physical design development including parasitic extraction, static timing, wire load models, clock generation, customer polygon editing, auto-place and route algorithms, floor planning, full-chip assembly, packaging, and verification. Troubleshoots a wide variety up to and including difficult design issues and applied proactive intervention. Schedules, staffs, executes and verifies complex chips development and execution of project methodologies and/or flow developments. Requires expansive knowledge and practical application of methodologies and physical design.

Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum qualifications:
- Must have a BS in Electrical Engineering or Computer Engineering
- Minimum 5 years experience in RTL2GDS
- Minimum 5 years experience using either Synopsys, or Cadence tools or simliar
- Minimum 5 years experience with static timing analysis experience on block and full chip level
- Must have the unrestricted right to work in the US without requiring sponsorship

Preferred qualifications
- A MS degree in Electrical Engineering or Computer Engineering
- 5+ years experience in Synopsys DC or ICC
- 3+ years experience in static timing analysis on full chip timing convergence
- 5+ years experience in high complexity SOC design


Job Category: Engineering
Primary Location: USA-Texas, Austin
Full/Part Time: Full Time
Job Type: Experienced
Regular/Temporary: Regular
Apply Before: Ongoing

Comments

Popular posts from this blog

Ready to Make an Impact? Join Accenture's Team as a Quality Engineer (Tester)

  Entity Name: Accenture India Private Limited Role in the Project: Quality Engineer (Tester) Work Location: Bengaluru – Full time Project Position Overview: Facilitates the development of comprehensive solutions through collaborative team efforts and seamless integration of diverse disciplines, aimed at expediting project delivery and ensuring high standards across the application lifecycle. Implements rigorous testing protocols encompassing security, API functionality, and regression testing. Designs and executes automation strategies, develops automated scripts, and assists in configuring data and environments. Engages in code evaluations, monitors performance, and identifies defects to foster continuous enhancement of the end-to-end testing process. Required Skills: Proficiency in Salesforce Testing Preferred Skills: Familiarity with Salesforce Lightning Web Components, and Salesforce Development Minimum Experience: At least 3 years of relevant experience Educational

Aricent Technologies holdings is hiring for Senior Engineer

Aricent Technologies holdings is hiring for Senior Engineer Entity Name: Aricent Technologies Holdings Private Limited Job description: Senior Engineer Job Reference: 41476 Work Experience:  4 – 5 Years Salary: Not Disclosed Educational Qualification: BE, BTech or ME, MS, MTech Work location: Bengaluru Desired profile To work independently on Analog layout design of block level and chip level from schematics. Hands on experience in Analog Layout design of various designs – SerDes, LVDS, DDR Phy, PLL, Linear and Switching regulators and analog building blocks – amplifiers, comparator, oscillator, voltage and current reference circuits etc. Good understanding of deep sub-micron and DFM issues and layout techniques Should have work experience in CMOS process technologies – 22nm, 28nm, 45nm, 65nm etc. Thorough working knowledge of layout design and physical verification tools – Cadence Virtuoso layout suite, Mentor Calibre, Synopsys Her

Sankalp Semiconductor is hiring for AMS Verification Engineer

Entity Name: Sankalp Semiconductor Private Limited Job Name: AMS Verification Engineer Number of openings: 3 candidates Work Experience: 3 to 8 years Work Location: Bangalore, Kolkata, Hubli, Ahmedabad Educational Qualification: BE or B. Tech Job Description. Sankalp Semiconductor offers an integrated portfolio of services and solutions to its customers in key semiconductor domains including analog & mixed signal, digital, high-speed physical interface IP, Embedded Memory Compiler, IOs and EDA modelling. Sankalp Semiconductor is a preferred semiconductor design service partners to multiple Fortune 500 companies in the Automotive, Consumer, Networking, Wireless, IoT, Medical electronics and Foundry space. The company enables its customers to achieve their time-to-market window by delivering first pass silicon designs and engage with product engineering teams across the globe to design System on- Chip. Sankalp Semiconductor is based in Sunnyvale, Californi