Search This Blog

Contact Form

Name

Email *

Message *

Search This Blog

Pages

Intel Technology India is hiring Physical Design Engineer


Company Name: Intel Technology India Private Limited

Job Description: Physical Design Engineer (IT Hardware, Technical Support, Telecom Engineering)

Job Reference: 711044

Working Experience: 7-10 Years

Work Location: Bengaluru

Job Description:

Creates bottoms-up elements of chip design including but not limited to: FET, cell, and block-level custom layouts, FUB-level floor plans, abstract view generation, RC extraction, and schematic-to-layout verification and debug using phases of physical design development including parasitic extraction, custom polygon editing, floor planning, full-chip assembly, and verification. Troubleshoots design issues and applies proactive intervention. May schedule staffing, execution, and verification of complex chips development and execution of project methodologies and/or flow developments. Plans resources for and directs activities in engineering function to meet schedules, standards, and cost. Identifies and analyzes problems, plans, tasks, and solutions. Plans and schedules daily tasks, uses judgment on a variety of problems requiring deviation from standard practices. Inadequacies and erroneous decisions would cause moderate inconvenience and expense.

Desire Candidate Profile:

Candidate should possess a technical certification or a technical degree in Electronics, Electrical engineering with 7+ years of experience in Layout Designing and verification.

Additional qualifications include:
Proficiency in multiple levels of layout design which includes data path, register files, and standard cell designs

Proficiency in floor planning activities which include FUB-unit level assembly, routing, and integration of custom blocks in to the FC floorplan

Ability to comprehend issues of RC delay, electro-migration, self-heating, and cross capacitance

Ability to recognize failure prone layout structures, and proactively contact engineers for guidance and produce electrically robust layout

Knowledge on ICC-TCL scripting is plus