Skip to main content

Infineon India is hiring Require Systemc/Systemverilog Candidates

Company Name: Infineon Technologies India Private Limited

Job Description: Require Systemc / Systemverilog Candidates

Working Experience: 4 – 8 Years

Work Location: Bengaluru

Job Description
JD for System Modelling Group - DES

Responsibilities
Develop/enhance behavioural models in  SystemC.
Debug and fix the change requests/bugs.
Develop regress able self checking test suites using C/ARM assembly.
Educational Qualification : Bachelor's / Master Degree in Computer Science, Electrical/Electronics Engineering .
Experience: 3+ years related experience.

Required Skills
Must:
Good understanding of Microprocessor, Microcontrollers, SOC architecture, bus protocols etc.
Proficiency in C++ , OOPS, STL, data structures, algorithms and programming concepts.
Experience in developing C++/systemC based models for the virtual platform of a SoC
Strong C++ development and debugging skills using popular IDEs/debuggers.

Desirable
Experience of using Keil debugger is desirable.
Windows System Programming for Networking (sockets) is desirable
Knowledge of popular embedded processors, e.g Intel, ARM, MIPS etc.
Working experience in ESL tools CoWare/Comet.
microcontroller debugging skills (Lauterbach, PLS etc).

Good to have
Experience in GUI development With C++ In A Windows Environment.[Qt/wxWidgets] will be an added advantage.
Familiarity with hardware description languages will be an added advantage.
Experience of using PERL is will be an added advantage.
Experience in Agile methodologies [SCRUM] will be an added advantage.
Experience in smartcard domain and Secure Microcontrollers will be an added advantage.

Desired Profile
Position Requirements:

Education:

B.Tech /B.E /M.Tech in Electronics /Electrical/ComputerScience with VLSI /EDA background
Experience:

4+ years of experience in R&D in semiconductor industry
Experienced in designing/ coding in software/EDA tools and flows
Hands on in C++ (Object Oriented Concepts) and worked on Data Structures and Algorithms
Working knowledge of C++ STL libraries preferred
Exposure to Unix/ Linux Platforms
Knowhow in digital design and a hardware description/verification language (VHDL/E or SystemVerilog or SystemC)
Knowledge about Low Power Design and Power Modelling
Preferably having working knowledge in Perl/ Python
Understanding of UML modelling language preferred
Understand requirements and build quick solutions to help designers
Willing and able to dive into new things and pick them up fast
Very good analytical skills required to evaluate complex situations
Focus on exchange of complex technical information
Good reporting and presentation skills
Good understanding of internal interfaces.
Good team player as teams is spread across globe

Contact Details: Infineon Technologies India Private Limited, Kalyani Platina, 3rd Floor, Block 1, #6 & 24, EPIP Zone Phase II, Whitefield, Bengaluru - 560 066


Telephone: 080 - 2513 1000

Popular posts from this blog

Ready to Make an Impact? Join Accenture's Team as a Quality Engineer (Tester)

  Entity Name: Accenture India Private Limited Role in the Project: Quality Engineer (Tester) Work Location: Bengaluru – Full time Project Position Overview: Facilitates the development of comprehensive solutions through collaborative team efforts and seamless integration of diverse disciplines, aimed at expediting project delivery and ensuring high standards across the application lifecycle. Implements rigorous testing protocols encompassing security, API functionality, and regression testing. Designs and executes automation strategies, develops automated scripts, and assists in configuring data and environments. Engages in code evaluations, monitors performance, and identifies defects to foster continuous enhancement of the end-to-end testing process. Required Skills: Proficiency in Salesforce Testing Preferred Skills: Familiarity with Salesforce Lightning Web Components, and Salesforce Development Minimum Experience: At least 3 years of relevant experience Educational

Aricent Technologies holdings is hiring for Senior Engineer

Aricent Technologies holdings is hiring for Senior Engineer Entity Name: Aricent Technologies Holdings Private Limited Job description: Senior Engineer Job Reference: 41476 Work Experience:  4 – 5 Years Salary: Not Disclosed Educational Qualification: BE, BTech or ME, MS, MTech Work location: Bengaluru Desired profile To work independently on Analog layout design of block level and chip level from schematics. Hands on experience in Analog Layout design of various designs – SerDes, LVDS, DDR Phy, PLL, Linear and Switching regulators and analog building blocks – amplifiers, comparator, oscillator, voltage and current reference circuits etc. Good understanding of deep sub-micron and DFM issues and layout techniques Should have work experience in CMOS process technologies – 22nm, 28nm, 45nm, 65nm etc. Thorough working knowledge of layout design and physical verification tools – Cadence Virtuoso layout suite, Mentor Calibre, Synopsys Her

Sankalp Semiconductor is hiring for AMS Verification Engineer

Entity Name: Sankalp Semiconductor Private Limited Job Name: AMS Verification Engineer Number of openings: 3 candidates Work Experience: 3 to 8 years Work Location: Bangalore, Kolkata, Hubli, Ahmedabad Educational Qualification: BE or B. Tech Job Description. Sankalp Semiconductor offers an integrated portfolio of services and solutions to its customers in key semiconductor domains including analog & mixed signal, digital, high-speed physical interface IP, Embedded Memory Compiler, IOs and EDA modelling. Sankalp Semiconductor is a preferred semiconductor design service partners to multiple Fortune 500 companies in the Automotive, Consumer, Networking, Wireless, IoT, Medical electronics and Foundry space. The company enables its customers to achieve their time-to-market window by delivering first pass silicon designs and engage with product engineering teams across the globe to design System on- Chip. Sankalp Semiconductor is based in Sunnyvale, Californi