Skip to main content

Qualcomm India is hiring Wireless Modem ASIC IP Design Engineer-lead

Company Name: Qualcomm India Private Limited

Job Description: Wireless Modem ASIC IP Design Engineer-lead

Work Experience: 3 – 8 Years

Work Location: Bangalore

Job Code: G1910594

Job Description
You will be contributing to/ leading our Wireless Modem core for Physical layer RTL implementation of 2G/ 3G/ 4G Radio standard algorithms

Digital design, Micro architecture and RTL coding in VHDL/ Verilog

High level design, Micro architecture of various blocks inside the transmit and receive chain

Functional and Timing sign-off, hardware/IP delivery to sub-system team

Working with Systems team for bit-exact models

Assisting verification teams for bit-exact testing, debug through waveforms, compare with Golden C/ Matlab system models

High-level / Mid-Level / Low-level Design reviews. Writing and maintaining HDDs and SWI documentation

Ability to understand CDMA200Radio formats, frame/slot/chip structure; Physical channels like: Pilot, RACH, SYNCH, Broadcast, Paging channels, Data channels, AICH, Control channels, OVSF spreading codes, Scrambling codes

Prior experience with RTL implementation of one of these HW engines: Digital Filters [IIR/ FIR/ Equalization/ Interpolation/ Decimation filters], Rake engine, Equalization, Searcher, Channel estimation, Viterbi/Turbo decoder

Run through all the ASIC Frontend implementation tools

Desired Profile
Minimum of 3-14 years experience in Wireless Modem Design with a leading chipset company is a primary requirement

Decent knowledge with any or one of these Radio standards: 3GPP [UMTS/LTE] , 3GPP2 standards [CDMA2000]

Day-to-Day working experience with ASIC Frontend Tools & Implementation: Linting, Formal Logic equivalence, Logic synthesis, STA, CDC checks

Strong fundamentals in one or few of these domain areas - Wireless and Mobile communications, Information theory, Coding theory, Signal processing

Strong knowledge on fixed-point implementation Truncation/Rounding/Saturation concepts in mind

Strong knowledge with Digital communication engines viz., Demodulators, Time track/Freq track loops, Deinterleavers, Equalizers, Viterbi/Turbo Decoders, Rake finger combining, Multi-path reception, Channel models [AWGN, Rayleigh, Rician fading], Sigma-Delta modulation, Base band filters implementation

DSP: FFT, IFFT, Fourier / Z Tranforms implementation is highly desirable

Control systems - Open/Closed loops, Stability criterion, Antenna theory will be an added advantage

MIMO schemes: STC/Spatial multiplexing, Pre-coding techniques, Beam forming, Antenna Diversity techniques, Interference cancellation, Cross-cell combining techniques will be a big plus

Contact Details: Qualcomm India Private Limited, Plot No 131, Sonnenahalli Village EPIP Phase II, Whitefield KR Puram Hobli, Bangalore East Taluk, Bangalore - 560 066

 Website: http://www.qualcomm.co.in
Labels:

Popular posts from this blog

Ready to Make an Impact? Join Accenture's Team as a Quality Engineer (Tester)

  Entity Name: Accenture India Private Limited Role in the Project: Quality Engineer (Tester) Work Location: Bengaluru – Full time Project Position Overview: Facilitates the development of comprehensive solutions through collaborative team efforts and seamless integration of diverse disciplines, aimed at expediting project delivery and ensuring high standards across the application lifecycle. Implements rigorous testing protocols encompassing security, API functionality, and regression testing. Designs and executes automation strategies, develops automated scripts, and assists in configuring data and environments. Engages in code evaluations, monitors performance, and identifies defects to foster continuous enhancement of the end-to-end testing process. Required Skills: Proficiency in Salesforce Testing Preferred Skills: Familiarity with Salesforce Lightning Web Components, and Salesforce Development Minimum Experience: At least 3 years of relevant experience Educational
Post a Comment
Read more

Aricent Technologies holdings is hiring for Senior Engineer

Aricent Technologies holdings is hiring for Senior Engineer Entity Name: Aricent Technologies Holdings Private Limited Job description: Senior Engineer Job Reference: 41476 Work Experience:  4 – 5 Years Salary: Not Disclosed Educational Qualification: BE, BTech or ME, MS, MTech Work location: Bengaluru Desired profile To work independently on Analog layout design of block level and chip level from schematics. Hands on experience in Analog Layout design of various designs – SerDes, LVDS, DDR Phy, PLL, Linear and Switching regulators and analog building blocks – amplifiers, comparator, oscillator, voltage and current reference circuits etc. Good understanding of deep sub-micron and DFM issues and layout techniques Should have work experience in CMOS process technologies – 22nm, 28nm, 45nm, 65nm etc. Thorough working knowledge of layout design and physical verification tools – Cadence Virtuoso layout suite, Mentor Calibre, Synopsys Her
Read more

Sankalp Semiconductor is hiring for AMS Verification Engineer

Entity Name: Sankalp Semiconductor Private Limited Job Name: AMS Verification Engineer Number of openings: 3 candidates Work Experience: 3 to 8 years Work Location: Bangalore, Kolkata, Hubli, Ahmedabad Educational Qualification: BE or B. Tech Job Description. Sankalp Semiconductor offers an integrated portfolio of services and solutions to its customers in key semiconductor domains including analog & mixed signal, digital, high-speed physical interface IP, Embedded Memory Compiler, IOs and EDA modelling. Sankalp Semiconductor is a preferred semiconductor design service partners to multiple Fortune 500 companies in the Automotive, Consumer, Networking, Wireless, IoT, Medical electronics and Foundry space. The company enables its customers to achieve their time-to-market window by delivering first pass silicon designs and engage with product engineering teams across the globe to design System on- Chip. Sankalp Semiconductor is based in Sunnyvale, Californi
Read more