Skip to main content

Smartplay Technologies is hiring ASIC - SOC PHYSICAL DESIGN - LEAD ENGINEER

Company Name: Smartplay Technologies India Pvt Ltd

Job Description: ASIC/ SOC PHYSICAL DESIGN - LEAD ENGINEER

Work Experience: 6 – 8 Years

Work Location: Bangalore

Functional Area: IT Software - Embedded, EDA, VLSI, ASIC, Chip Design

Role Category: Team Lead/Technical Lead

Education: UG -B.Tech/B.E. - Electronics/Telecommunication, Electrical, PG - M.Tech - Electrical, Electronics/Telecommunication, Doctorate - Doctorate Not Required

Job Description:
Leading a team of 2 to 5 members

Chip level floor planning, partitioning, timing budget generation, power planning, top PnR, CTS, block integration and ECO generation

Block level implementation from netlist to GDS

Handling timing closure of high frequency blocks

Handling blocks of high instance counts 1M instance and above

Expertise in signoff closure- Timing with SI and OCV, Power, IR and Physical Verification at both block and chip level

Understanding constraints and fixing techniques

Understanding SI prevention, fixing methodology and implementation

Proficient in layout edit techniques

Proficient in Synopsys ICC or Mentor Olympus and Atoptech tool set

Experience in Design Automation and UNIX system

Experience in Tcl/Tk, PERL is a plus

Experience level 6 to 8 years

Must possess required hands on experience in handling block/chip level implementation from Netlist to GDS

Must possess hands on experience in timing closure and physical verification closure

Must have handled blocks of sizes 1M instances and above at frequencies higher than 1GHz

Experience in handling lower tech nodes that include 14nm, 28nm, 40nm using ICC or SOC Encounter tools

Ability to think on the spot for quick solutions and work-around at the time of tapeout to hit the schedule on time

Experience in Synthesis and Formal is a plus

Excellent verbal and written communication skills along with debug skills, analytical skills and the ability to work independently

Company Address: SmartPlay Technologies (I) Pvt. Ltd. Ground Floor, Golden Towers, Kodihalli
Old Airport Road, Bangalore – 560 017
Phone: 4350 4444

SmartPlay Technologies (I) Pvt. Ltd. No 128/9, Maruthi Sapphire, Kodihalli, Old Airport Road
Bangalore – 560017
Phone: 4665 6565

SmartPlay Technologies (I) Pvt. Ltd. Ferns Icon, Level -2, Doddenakundi, Marathhalli Outer Ring Road, Bangalore – 560 037
Phone: 4902 4444

SmartPlay Technologies (I) Pvt. Ltd. 2nd Floor, Adarsh ECO Space, Plot No. 176, EPIP Ph-2, Whitefield, Bangalore – 560 066

Phone: 3043 4444

Popular posts from this blog

Ready to Make an Impact? Join Accenture's Team as a Quality Engineer (Tester)

  Entity Name: Accenture India Private Limited Role in the Project: Quality Engineer (Tester) Work Location: Bengaluru – Full time Project Position Overview: Facilitates the development of comprehensive solutions through collaborative team efforts and seamless integration of diverse disciplines, aimed at expediting project delivery and ensuring high standards across the application lifecycle. Implements rigorous testing protocols encompassing security, API functionality, and regression testing. Designs and executes automation strategies, develops automated scripts, and assists in configuring data and environments. Engages in code evaluations, monitors performance, and identifies defects to foster continuous enhancement of the end-to-end testing process. Required Skills: Proficiency in Salesforce Testing Preferred Skills: Familiarity with Salesforce Lightning Web Components, and Salesforce Development Minimum Experience: At least 3 years of relevant experience Educational

Aricent Technologies holdings is hiring for Senior Engineer

Aricent Technologies holdings is hiring for Senior Engineer Entity Name: Aricent Technologies Holdings Private Limited Job description: Senior Engineer Job Reference: 41476 Work Experience:  4 – 5 Years Salary: Not Disclosed Educational Qualification: BE, BTech or ME, MS, MTech Work location: Bengaluru Desired profile To work independently on Analog layout design of block level and chip level from schematics. Hands on experience in Analog Layout design of various designs – SerDes, LVDS, DDR Phy, PLL, Linear and Switching regulators and analog building blocks – amplifiers, comparator, oscillator, voltage and current reference circuits etc. Good understanding of deep sub-micron and DFM issues and layout techniques Should have work experience in CMOS process technologies – 22nm, 28nm, 45nm, 65nm etc. Thorough working knowledge of layout design and physical verification tools – Cadence Virtuoso layout suite, Mentor Calibre, Synopsys Her

Sankalp Semiconductor is hiring for AMS Verification Engineer

Entity Name: Sankalp Semiconductor Private Limited Job Name: AMS Verification Engineer Number of openings: 3 candidates Work Experience: 3 to 8 years Work Location: Bangalore, Kolkata, Hubli, Ahmedabad Educational Qualification: BE or B. Tech Job Description. Sankalp Semiconductor offers an integrated portfolio of services and solutions to its customers in key semiconductor domains including analog & mixed signal, digital, high-speed physical interface IP, Embedded Memory Compiler, IOs and EDA modelling. Sankalp Semiconductor is a preferred semiconductor design service partners to multiple Fortune 500 companies in the Automotive, Consumer, Networking, Wireless, IoT, Medical electronics and Foundry space. The company enables its customers to achieve their time-to-market window by delivering first pass silicon designs and engage with product engineering teams across the globe to design System on- Chip. Sankalp Semiconductor is based in Sunnyvale, Californi